VERILOG_SOURCES += ../common/timescaleit.v StreamFifo.v
TOPLEVEL=StreamFifo
MODULE=StreamFifoTester

include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
